Search found 56 matches
- Thu 2021-02-04 2:47
- Forum: Simulation
- Topic: Rewind simulation
- Replies: 0
- Views: 8132
Rewind simulation
While running a long simulation, over half an hour or sometimes more, when a break point is hit (e.g. logic contention) it would be very useful to be able to rewind the simulation to a point just before the logic contention happens and proceed to single step. It would be useful to be able to repeat ...
- Mon 2021-01-04 16:04
- Forum: Simulation
- Topic: Simulation of TTL time to tri-state high
- Replies: 7
- Views: 819
Re: Simulation of TTL time to tri-state high
Yes, except one of the jobs of the simulation side of the software is to aid in designing working hardware. It's why the ICs have simulated propagation delays etc. However is this case, the fact the simulation software does not "have the possibility to emulate the effects of the interference on...
- Mon 2021-01-04 15:18
- Forum: Simulation
- Topic: Simulation of TTL time to tri-state high
- Replies: 7
- Views: 819
Re: Simulation of TTL time to tri-state high
The issue here is not the timing of the tri-state values for a single IC, it's the issue that the simulation isn't allowing for the effects of interference on tri-state levels across the whole simulation, which weak pullups help to mitigate. In a perfect simulated world the 74ls273 will interpret a ...
- Mon 2021-01-04 14:34
- Forum: Simulation
- Topic: Simulation of TTL time to tri-state high
- Replies: 7
- Views: 819
Re: Simulation of TTL time to tri-state high
It's a 74LS126 and the environment does have a lot of 12MHz+ signals from several hundred ICs in close proximity. So, what would be useful is if Proteus had the option to globally set and simulate all tri-state high impedance levels as if they were in such an environment. This means the simulation w...
- Mon 2021-01-04 5:46
- Forum: Simulation
- Topic: Simulation of TTL time to tri-state high
- Replies: 7
- Views: 819
Simulation of TTL time to tri-state high
I've recently been working on some 5V TTL designs and noticed a bug when the hardware was built. The original schematic has the output from 5F being routed through an optional tri-stated bus buffer U80 which then gets latched by 5H. The purpose of U80 being optionally tri-stated is to optionally for...
- Tue 2020-06-30 14:50
- Forum: Schematic Capture
- Topic: Building with mostly identical schematic blocks
- Replies: 2
- Views: 2749
Re: Building with mostly identical schematic blocks
Thanks for that. The snippets and sub-circuit experimentation allowed me to work towards a good editing model. The primary instance of the reusable block is in schematic as normal, allowing for rapid iteration and simulation. Then I just copy and paste it into an empty sub circuit once and the rest ...
- Wed 2020-06-24 14:28
- Forum: Schematic Capture
- Topic: Building with mostly identical schematic blocks
- Replies: 2
- Views: 2749
Building with mostly identical schematic blocks
I've been working on a large complex design, but I've created this minimal example to show the issue. The simple design has a schematic, with an obviously identical functional block identified in bounding box in the schematic. It uses 5V TTL ICs and the only differences are the inputs and outputs. C...
- Thu 2020-02-27 16:50
- Forum: Schematic Capture
- Topic: Component with text label missing?
- Replies: 6
- Views: 2782
Re: Component with text label missing?
Splendid, cheers
- Thu 2020-02-20 16:25
- Forum: PCB Layout
- Topic: Pre-Production check missing connectivity
- Replies: 1
- Views: 459
Re: Pre-Production check missing connectivity
Created a small tool for filtering connectivity errors between boards: https://github.com/martinpiper/BombJack/blob/master/CheckConectivity/CheckConectivity.cpp It accepts: <IPC file> <pre-production check text file> [optional netlist names text file] It will output all unique netlists that do not h...
- Mon 2020-02-17 15:18
- Forum: PCB Layout
- Topic: Pre-Production check missing connectivity
- Replies: 1
- Views: 459
Pre-Production check missing connectivity
As part of the pre-production check, or connectivity check, it would be very useful if it can also list the net names that are missing or have not been routed. Exporting the missing connectivity information with net names to a plain text file would also help greatly. Ideally it would be great to hav...
- Mon 2020-02-17 13:34
- Forum: PCB Layout
- Topic: Autoplacer speed
- Replies: 3
- Views: 544
Re: Autoplacer speed
Thank you both for the quick replies. Noted the coarser placement grid, it does help a lot. Interestingly, I noticed that starting the autoplacer without pressing the scheduling button still seems to schedule the bigger packages first. The component list will refresh and the vertical scrollbar will ...
- Mon 2020-02-17 9:42
- Forum: PCB Layout
- Topic: Autoplacer speed
- Replies: 3
- Views: 544
Autoplacer speed
With the attached project, starting the autoplacer with default options takes about 15 minutes to place all the boards. This seems rather slow.
CPU is consistently at 12%, indicating one core is fairly active but the others are idle.
Is this normal expected performance with this project?
CPU is consistently at 12%, indicating one core is fairly active but the others are idle.
Is this normal expected performance with this project?
- Tue 2019-11-26 15:08
- Forum: PCB Layout
- Topic: Stackup and layers wizard
- Replies: 0
- Views: 9676
Stackup and layers wizard
While the existing Stackup Wizard is quite useful, I've noticed that if there are existing power planes then it doesn't seem to remove those. It would be great if there was a quick and easy option to clear all the planes, layer names and regenerate. Another improvement to the Stackup Wizard would be...
- Mon 2019-11-04 10:18
- Forum: Schematic Capture
- Topic: Component with text label missing?
- Replies: 6
- Views: 2782
Re: Component with text label missing?
Yes, but note that once a : is used then the part after the component does not appear to be able to be edited or removed. Meaning that the component is stuck with a truncated identifier.
- Sat 2019-11-02 5:42
- Forum: Schematic Capture
- Topic: Component with text label missing?
- Replies: 6
- Views: 2782
Re: Component with text label missing?
Reproduction: 1) Load the attached project New Project.pdsprj 2) Note parts U2:ARGHH U4 and U3:BLAH in the schematic 2) Tool->Global Annotator 3) Scope: Whole Design + Mode:Total + Initial Count: 1 4) Click OK 5) Note parts references have been truncated to: U3:A U2 U1:B in the schematic 6) Editing ...